|
|||||||||||
PREV NEXT | FRAMES NO FRAMES |
Packages that use XilinxLatch | |
byucc.jhdl.Xilinx | |
byucc.jhdl.Xilinx.Virtex | |
byucc.jhdl.Xilinx.XC4000 |
Uses of XilinxLatch in byucc.jhdl.Xilinx |
Subclasses of XilinxLatch in byucc.jhdl.Xilinx | |
class |
XilinxLatch_1
|
Uses of XilinxLatch in byucc.jhdl.Xilinx.Virtex |
Subclasses of XilinxLatch in byucc.jhdl.Xilinx.Virtex | |
class |
ildx_1
ILDX_1 is a transparent data latch, which can be used to hold transient data entering a chip. |
class |
ildxi_1
ILDXI_1 is a transparent data latch, which can hold transient data entering a chip. |
class |
ld
LD is a transparent data latch. |
class |
ld_1
LD_1 is a transparent data latch with an inverted gate. |
class |
ldc
LDC is a transparent data latch with asynchronous clear. |
class |
ldc_1
LDC_1 is a transparent data latch with asynchronous clear and inverted gate. |
class |
ldce
LDCE is a transparent data latch with asynchronous clear and gate enable. |
class |
ldce_1
LDCE_1 is a transparent data latch with asynchronous clear, gate enable, and inverted gate. |
class |
ldcp
LDCP is a transparent data latch with data (D), asynchronous clear (CLR) and preset (PRE) inputs. |
class |
ldcp_1
LDCP_1 is a transparent data latch with data (D), asynchronous clear (CLR) and preset (PRE) inputs. |
class |
ldcpe
LDCPE is a transparent data latch with data (D), asynchronous clear (CLR), asynchronous preset (PRE), and gate enable (GE). |
class |
ldcpe_1
LDCPE is a transparent data latch with data (D), asynchronous clear (CLR), asynchronous preset (PRE), and gate enable (GE). |
class |
lde
LDE is a transparent data latch with data (D) and gate enable (GE) inputs. |
class |
lde_1
LDE_1 is a transparent data latch with data (D) and gate enable (GE) inputs. |
class |
ldp
LDP is a transparent data latch with asynchronous preset (PRE). |
class |
ldp_1
LDP_1 is a transparent data latch with asynchronous preset (PRE). |
class |
ldpe
LDPE is a transparent data latch with asynchronous preset and gate enable. |
class |
ldpe_1
LDPE_1 is a transparent data latch with asynchronous preset, gate enable, and inverted gated. |
Uses of XilinxLatch in byucc.jhdl.Xilinx.XC4000 |
Subclasses of XilinxLatch in byucc.jhdl.Xilinx.XC4000 | |
class |
ilffx
ILFFX, an optional latch that drives the input flip-flop, allows the very fast capture of input data. |
class |
ilffxi
ILFFXI, an optional latch that drives the input flip-flop, allows the very fast capture of input data. |
class |
ilflx_1
ILFLX_1, an optional latch that drives the input latch, allows the very fast capture of input data. |
class |
ilflxi_1
ILFLXI_1, an optional latch that drives the input latch, allows the very fast capture of input data. |
|
|||||||||||
PREV NEXT | FRAMES NO FRAMES |