|
|||||||||||
| PREV NEXT | FRAMES NO FRAMES | ||||||||||
| Packages that use XilinxClock | |
| byucc.jhdl.Xilinx.Virtex | |
| Uses of XilinxClock in byucc.jhdl.Xilinx.Virtex |
| Classes in byucc.jhdl.Xilinx.Virtex that implement XilinxClock | |
class |
clkdllhf
CLKDLLHF is a high frequency clock delay locked loop used to minimize clock skew. |
|
|||||||||||
| PREV NEXT | FRAMES NO FRAMES | ||||||||||