|   JHDL Home Page   |   Configurable Computing Lab   | Search

Asynchronous Loop

An asynchronous loop is a combinational logic circuit that has a feedback path that does not contain any clocked logic. That is, the delay for the feedback path is based on gate and wire delays instead of clock edges. --aslade

|   JHDL Home Page   |   Configurable Computing Lab   |   JHDL Documentation Guide   |


JHDL 0.3.45

Copyright (c) 1998-2003 Brigham Young University. All rights reserved.
Last updated on 11 May 2006